Unlimited Job Postings Subscription - $99/yr!

Job Details

Senior Digital Design Engineer

  2025-11-04     Elevate Semiconductor     San Diego,CA  
Description:

Job Description

We are seeking a talented Senior Digital Design Engineer to play a critical role in the design and verification of digital circuits for ATE ASICs. In this position, you will collaborate closely with project leads to define functional requirements and work alongside our analog design team to seamlessly integrate digital circuits into devices.

Responsibilities include defining timing constraints, performing synthesis, floor planning, place and route (PnR), and timing analysis to achieve a finalized digital layout. Additionally, you'll contribute to system verification by developing SystemVerilog or UVM testbenches and tests to validate device functionality. You may also support physical implementation to ensure an accurate and robust final design.

Please note: At this time, we are unable to offer visa sponsorship for this position. Candidates must be authorized to work in the United States without current or future sponsorship requirements.

Responsibilities

  • Analyze design requirements and contribute to defining the final digital circuit
  • Develop digital circuits using SystemVerilog
  • Create testbenches and tests to verify digital circuit functionality
  • Collaborate with the ASIC team to integrate digital functions into the device
  • Define timing constraints and ensure they are met throughout the design process
  • Partner with the physical implementation team to achieve timing and area goals
  • Utilize synthesis, place-and-route (PnR), and static timing analysis (STA) tools to optimize performance and layout

Requirements

  • Bachelor's degree in Electrical Engineering (required)
  • Minimum of 6 years of experience in digital semiconductor circuit design
  • Proficiency with Cadence tool flow
  • Knowledge of verification methodologies
  • Expertise in SystemVerilog
  • Familiarity with synthesis, place-and-route (PnR), and static timing analysis (STA) tools
  • Excellent verbal and written communication skills

Preferences

  • Familiarity with UVM is a plus
  • Experience with scripting languages is advantageous
  • Hands-on experience with benchtop or ATE testing is preferred

Why Join Us

Benefits

  • 100% Employer Paid Health Insurance (Medical, Dental, Vision)
  • Unlimited Paid Time Off
  • Performance Bonuses
  • Free Lunch Catered in by Local Restaurants
  • Private Equity Options
  • Retirement Plans
  • Sabbatical Program
  • Tuition Reimbursement
  • Volunteer Days
  • Relocation Assistance
  • Conference Attendance Support
  • Biweekly Phone Stipend
  • Employee Assistance Program
#J-18808-Ljbffr


Apply for this Job

Please use the APPLY HERE link below to view additional details and application instructions.

Apply Here

Back to Search